Slew-Rate Monitoring Circuit for On-Chip Process Variation Detection

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

On-chip Negative Bias Temperature Instability Sensor using Slew Rate Monitoring Circuitry

Negative Bias temperature Instability (NBTI) has become one of the major sources of degradation in scaled PMOS devices, affecting the yield and reliability of circuits as well as the power and performance. As the oxide thickness decreases with each technology generation, increased oxide electric field and higher current densities degrade the performance and lifetimes of devices (especially PMOS...

متن کامل

Low-Voltage Process-Compensated VCO with On-Chip Process Monitoring and Body-Biasing Circuit Techniques

A voltage-controlled oscillator (VCO) tolerant to process variations at lower supply voltage was proposed. The circuit consists of an on-chip threshold-voltage-monitoring circuit, a current-source circuit, a bodybiasing control circuit, and the delay cells of the VCO. Because variations in low-voltage VCO frequency are mainly determined by that of the current in delay cells, a current-compensat...

متن کامل

Low Power CMOS Off-Chip Drivers with Slew-rate Difference

This paper proposes an approach to reduce the short circuit current of CMOS off-chip drivers by individually controlling the input slew rates to the P and N channel transistors that drive the output pad. The slew rates are deliberately designed such that the N(P) transistor at the output stage will be turned off faster than the P(N) transistor is turned on for low-to-high (highto-low) output tr...

متن کامل

On-chip Process Variation Detection and Compensation for Parametric Yield Enhancement in sub-100nm CMOS technology

The need for efficient compensation schemes to counter the impact of process variations on the parametric yield of designs has increased in the nm design era. In this paper, a process variation compensation technique that uses both delay and slew metrics has been proposed to determine the optimal NMOS and PMOS body-bias voltages to improve parametric yield of the designs. The need to consider b...

متن کامل

An On-Chip Clock Jitter Fault Detection Circuit for System-on-Chip Application

Clock jitter has become a problem for integrating IP cores and peripheral devices into a single synchronous SoC. In this paper, we propose an on-chip clock jitter detect circuit to enhance design flexibility, which only consists of twelve transistors and two minor capacitors. The proposed circuit transforms the clock jitter error to deviation of voltage (TVC) but has no use of constant current ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems

سال: 2013

ISSN: 1063-8210,1557-9999

DOI: 10.1109/tvlsi.2012.2218838